Substitute Form PTO-1449 (Modified) Information Disclosure Statement

ΑT

59111533

U.S. Department of Commerce Patent and Trademark Office Attorney's Docket No. 10559-320001

Application No. 09/811,995

by Applicant (Use several sheets if necessary) Applicant Matthew J. Adiletta et al.

March 19, 2001

Filing Date

Group Art Unit 2183

(37 CFR §1.98(b))

Foreign Patent Documents or Published Foreign Patent Applications Examiner Desig. **Document Publication** Country or Translation ID Patent Office Initial Number Date Class Subclass Yest No WO 01/50679 07/12/2001 WIPO ΑA B30 WO 01/50247 07/12/2001 WIPO AB JUN L -4-2004 AC WO 01/48619 07/05/2001 WIPO Technology Center 2100 07/05/2001 WO 01/48606 AD WIPO WO 01/48599 07/05/2001 WIPO AE AF WO 01/48596 07/05/2001 WIPO WO 01/41530 AG 06/14/2001 WIPO AH WO 01/16782 03/08/2001 WIPO WO 01/16770 03/08/2001 WIPO ΑI ΑJ WO 01/16769 03/08/2001 WIPO ΑK WO 01/16718 03/08/2001 WIPO AL WO 01/15718 03/08/2001 WIPO WO 97/38372 WIPO AM 10/16/1997 AN WO 94/15287 07/07/1994 **WIPO** AO EP 0 809 180 11/26/1997 Europe AP EP 0 745 933 12/04/1996 Europe AQ EP 0 633 678 01/11/1995 Europe EP 0 464 715 01/08/1992 AR Europe AS EP 0 379 709 08/01/1990 Europe

Other Documents (include Author, Title, Date, and Place of Publication)					
Examiner	Desig.				
Initial	L ID	Document			
B56	AU	Agarwal et al., "April: A Processor Architecture for Multiprocessing," Proceedings of the 17 th Annual International Symposium on Computer Architecture, IEEE, pp. 104-114.			
350	AV	Byrd et al., "Multithread Processor Architectures," <i>IEEE Spectrum</i> , Vol. 32, No. 8, New York, 1 August 1995, pp. 38-46.			
BSU	AW	Chang et al., "A New Mechanism For Improving Branch Predictor Performance," IEEE, pp. 22-31 (1994).			

Japan

Examiner Signature	Date Considered S/9/04				
EXAMINER: Initials citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.					

06/27/1984

Substitute Form PTO-1449 (Modified)

۱į.

U.S. Department of Commerce Patent and Trademark Office Attorney's Docket No. 10559-320001

Application No. 09/811,995

Information Disclosure Statement by Applicant (Use several sheets if necessary) Applicant
Matthew J. Adiletta et al.

RECEIVED

(37 CFR §1.98(b))

Filing Date March 19, 2001 Group Art Unit 2183

JUN 1 4 2004

57 CFR 91.90	אַטאַב	Maich 19, 2001 2183		
	04b D	Josuments (include Author, Title Date, and Blace of Bublic Technology Cente		
	Other D	ocuments (include Author, Title, Date, and Place of Publication)		
Examiner Initial	Desig. ID	Document		
B20	AX	Doyle et al., <i>Microsoft Press Computer Dictionary</i> , 2 nd ed., Microsoft Press, Redmond, Washington, USA, 1994, p. 326.		
	AY	Farkas et al., "The multicluster architecture: reducing cycle time through partitioning," IEEE, vol. 30, December 1997, pp. 149-159.		
	AZ	Fillo et al., "The M-Machine Multicomputer," IEEE Proceedings of MICRO-28, 1995, pp. 146-156.		
	ААА	Gomez et al., "Efficient Multithreaded User-Space Transport for Network Computing: Design and Test of the TRAP Protocol," <i>Journal of Parallel and Distributed Computing</i> , Academic Press, Duluth, Minnesota, USA, vol. 40, no. 1, 10 January 1997, pp. 103-117.		
	ABB	Haug et al., "Reconfigurable hardware as shared resource for parallel threads," IEEE Symposium on FPGAs for Custom Computing Machines, 1998.		
	ACC	Hauser et al., "Garp: a MIPS processor with a reconfigurable coprocessor," Proceedings of the 5 th Annual 1EEE Symposium on Field-Programmable Custom Computing Machines, 1997.		
	ADD	Hennessy et al., "Computer Organization and Design: The Hardware/Software Interface," Morgan Kaufman Publishers, 1998, pp. 476-482.		
	AEE	Hyde, R., "Overview of Memory Management," Byte, vol. 13, no. 4, 1998, pp. 219-225.		
AFI		Intel, "1A-64 Application Developer's Architecture Guide," Rev.1.0, May 1999, pp. 2-2, 4-29 to 4-31, 7-116 to 7-118 and c-21.		
	AGG	Keckler et al., "Exploiting fine grain thread level parallelism on the MIT multi-ALU processor," IEEE, June 1998.		
	АНН	Litch et al., "StrongARMing Portable Communications," IEEE Micro, 1998, pp. 48-55.		
	All	Mendelson et al., "Design Alternatives of Multithreaded Architecture," <i>International Journal of Parallel Programming</i> , vol. 27, no. 3, Plenum Press, New York, USA, June 1999, pp. 161-193.		
	AJJ	Schmidt et al., "The Performance of Alternative Threading Architectures for Parallel Communication Subsystems," Internet Document, Online!, 13 November 1998.		
	AKK	Thistle et al., "A Processor Architecture for Horizon," IEEE, 1998, pp. 35-41.		
	ALL	Tremblay et al., "A Three Dimensional Register File for Superscalar Processors," IEEE Proceedings of the 28th Annual Hawaii International Conference on System Sciences, 1995, pp. 191-201.		
	AMM	Trimberger et al, "A time-multiplexed FPGA," Proceedings of the 5 th Annual IEEE Symposium on Field-Programmable Custom Computing Machines," 1998.		
	ANN	Turner et al., "Design of a High Performance Active Router," Internet Document, Online, 18 March 1999.		
	A00	Vibhatavanijt et al., "Simultaneous Multithreading-Based Routers," Proceedings of the 2000 International Conference of Parallel Processing, Toronto, Ontario, Canada, 21-24 August 2000, pp. 362-359.		
	APP	Wadler, "The Concatenate Vanishes," University of Glasgow, December 1987 (revised November 1989), pp. 1-7.		
V	AQQ	Wazlowski et al., "PRSIM-II computer and architecture," IEEE Proceedings, Workshop on FPGAs for Custom Computing Machines, 1993.		

Examiner Signature				
Examiner Signature	Date Considered) /			
	8/9/04			
EXAMINER: Initials citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with				
next communication to applicant.	The server marioe and not considered. Include copy of this form with			